Introduction {#Sec1}
============

The field effect transistor (FET) is the fundamental building block for information processing and storage^[@CR1]^. The working principle of FETs consists of controlling the current flow along a conductive surface channel formed between source and drain electrodes when a voltage is applied to the gate electrode, which is separated from the channel by an insulating layer (dielectric). The performance of FETs strongly depends not only on the properties of the channel material (e.g. its carrier mobility), but also on the quality of the interface to the gate insulator and the overall properties of that insulator.

Although historically many investigations have concentrated on the channel material and its physical and electrical properties striving for high mobilities or wide bandgaps, at the end it has always been the insulator and its interface with the channel material which decided the technological feasibility of a particular channel material considered. Most importantly, with the notable exception of Si/SiO~2~ (and possibly SiC/SiO~2~^[@CR2]^), it has been the striking absence of suitable insulating materials which prevented superior channel materials from entering the mass market. Ge^[@CR3]^, III--V materials^[@CR4]^ and GaN^[@CR5]^ have all raised considerable expectations as channel semiconductors for high mobility transistors, but for all them finding a compatible dielectric to produce high performance transistors has appeared challenging: (i) Ge native oxide (GeO) is water-soluble and the use of other materials produces a lattice mismatch which results in a high density of defects. (ii) III--V materials use Schottky contacts to directly contact the channel^[@CR6]^ which increases gate leakage currents. (iii) GaN results in a high density of defects with most adjacent dielectrics^[@CR5]^.

The last decade has seen a frantic search for channel materials with higher mobilities than Si in ultrathin layers to keep up scaling according to Moore's law. For example, in an ultrathin layer of 5 nm, as is required for channel lengths smaller than 20 nm^[@CR7]^, the mobility of Si is reduced far below 100 cm^2^/Vs^[@CR8],[@CR9]^. As an attempt to address this limitation, 2D semiconductors, such as MoS~2~^[@CR10]--[@CR16]^, other transition metal dichalcogenides (TMDs, e.g. MoSe~2~^[@CR17]^, MoTe~2~^[@CR18]^, WS~2~^[@CR19]^, WSe~2~^[@CR20]^) or black phosphorus (BP)^[@CR21]--[@CR23]^, have been recently demonstrated as channel materials in FETs.

At a first glance, 2D materials seem to allow the arbitrary stacking of different material layers using van der Waals attractive forces^[@CR24]^. Theoretical calculations have predicted excellent properties for devices built from 2D materials^[@CR25]^. Also, considerable progress has been made in addressing fabrication-related issues^[@CR26],[@CR27]^ and tuning electrical figures of merit, such as carrier mobility^[@CR16],[@CR28]^ and on/off current ratios^[@CR14],[@CR29]^. However, published 2D devices often suffer from non-competitive carrier mobilities, subthreshold swings (SS) and drifts of important device parameters (e.g. the threshold voltage shift over time), which may have nothing to do with 2D semiconductors, but arise from the gate insulators used. As a result, there is still no commercially competitive 2D transistor technology available today.

In this review we will discuss the current state-of-the-art regarding gate insulators for 2D technologies and discuss strategies for further improvements of the performance of 2D devices by using more suitable material combinations. While the main focus is on standard 2D FETs, we also note that the problems discussed here directly transfer to alternative device technologies, such as tunnel FETs^[@CR30]^, ferroelectric FETs^[@CR31]^, negative-capacitance transistors^[@CR32],[@CR33]^ and analog field-effect devices (e.g. electro-optical modulators^[@CR34]^, photodetectors^[@CR35]^, and biosensors^[@CR36]^), as all these devices require good insulating materials.

State-of-the-art of 2D electronics {#Sec2}
==================================

The core element of the FET is the combined system of semiconducting channel to gate insulator. Figure [1](#Fig1){ref-type="fig"} schematically summarizes some examples of different channel/insulator configurations previously used. In Si technologies (Fig. [1](#Fig1){ref-type="fig"}a) the Si/SiO~2~ interface is excellent, particularly after the passivation of the about 2 × 10^12^ cm^−2^ Si dangling bonds at the interface using a forming gas (*H*~2~/*N*~2~) anneal, which reduces this number well below 10^10^ cm^−2^. Since currently no other competitive interface is available, oxides with higher dielectric constant k (high-k insulators) like Al~2~O~3~ and HfO~2~ typically require the use of a thin (\<1 nm) SiO~2~ buffer layer. As for 2D devices, 3D oxides known from Si technologies result in a large number of dangling bonds at the 2D/3D interface (Fig. [1](#Fig1){ref-type="fig"}b)^[@CR37]^. To passivate these imperfections, insulators and interfaces have been subjected to various annealing steps to reduce their defectivity, e.g. by the use of rapid thermal annealing (RTA)^[@CR38]^. However, the resulting density of dangling bonds is still too high and deteriorates the device performance.Fig. 1**Schematic channel/insulator interfaces in different device technologies**.**a** In 3D technologies an amorphous interface is formed between channel and insulator (example: Si/SiO~2~). **b** 3D insulators have poorly defined surfaces to form interfaces with the 2D channel (example: MoS~2~/SiO~2~). **c** The use of molecular crystal seeding layers improves the interface quality (example: MoS~2~/PTCDA/HfO~2~). **d** Oxidized 2D materials result in native oxides with good quality interfaces (example: HfS~2~/HfO~2~). **e** Van der Waals interface between crystalline 2D insulators and 2D channels (example: MoS~2~/hBN). **f** Ionic crystals with dangling bond-free inert surfaces and van der Waals bonded interface to a 2D material (example: MoS~2~/CaF~2~).

An alternative way to improve the interface between 2D semiconductors and 3D oxides (Fig. [1](#Fig1){ref-type="fig"}c) is the use of molecular crystal seeding layers (e.g. perylene-tetracarboxylic dianhydride (PTCDA)) when growing oxides using atomic layer deposition (ALD)^[@CR39],[@CR40]^. However, these layers are formed by discrete molecules and thus making homogeneous films may be challenging. Furthermore, even if the use of molecular crystals improved the interface quality, we argue that typical monolayer thicknesses of three angstroms are not sufficient to completely block charge trapping by oxide defects. Another option is the partial oxidation of 2D materials which transforms them into their native oxides within the same heterostructure (Fig. [1](#Fig1){ref-type="fig"}d)^[@CR41]--[@CR44]^. It has been suggested that this process will lead to atomically abrupt and defect-free interfaces, which possibly might be as good as or even better than the Si/SiO~2~ interface (Fig. [1](#Fig1){ref-type="fig"}a).

Finally, crystalline insulators like layered 2D insulators such as hexagonal boron nitride^[@CR45]^ (hBN, Fig. [1](#Fig1){ref-type="fig"}e) or ionic crystals like calcium fluoride^[@CR46]^ (CaF~2~, Fig. [1](#Fig1){ref-type="fig"}f) have been used. The surfaces of these materials are chemically inert and free of dangling bonds. This results in well-defined van der Waals interfaces with 2D materials^[@CR47]^, which is a considerable advantage of crystalline insulators over 3D oxides.

Among the possible insulators discussed above, the most promising are those which will be scalable down to equivalent oxide thicknesses (EOT, i.e. the thickness of SiO~2~ which would produce the same capacitance as the insulator in use) below 1 nm, as required for channel lengths below 10 nm, as well as those manufacturable with typical semiconductor process technology. In order to achieve high device performance, the insulators need to meet stringent requirements regarding (i) low gate leakage currents^[@CR48]^ (\<10^−2^ A/cm^2^), (ii) low density of interface traps^[@CR40]^ (*D*~it~ \< 10^10^ cm^−2^ eV^−1^), (iii) low density of border traps in the gate insulator^[@CR49]^ (*D*~ot~ \< 10^17^ cm^−3^ eV^−1^ for active traps^[@CR50]^), and (iv) high dielectric strength (\>10 MV/cm).

  Figure [2](#Fig2){ref-type="fig"} discusses some commonly measured effects in 2D devices which can be attributed to defects in the channel, in the insulator and at their interface. For instance, fast defects located at the interface (e.g. oxide dangling bonds) and in the channel (e.g. sulfur vacancies in MoS~2~) typically contribute to *D*~it~, which can be extracted from capacitance--voltage (C--V) measurements at different frequencies. Fast charge exchange between these defects and the channel also affects SS, while scattering at these defects degrades the mobility. Slow border traps are typically situated in the insulator within a few nanometers from the interface. They lead to various instabilities of the device threshold voltage, such as flicker (1/*f*) noise^[@CR51],[@CR52]^, hysteresis^[@CR53],[@CR54]^, and long-term drifts known from Si technologies as bias-temperature instabilities (BTI)^[@CR55]^.Fig. 2**Commonly measured effects caused by different defects in a 2D device**.C--V characteristics measured at different frequencies contain information about *D*~it~ (humps at low frequencies) and *D*~ot~ (stretch-out). If defect density is extracted from 1/*f* noise measurements, it will mostly consist of contributions from border defects (*D*~ot~), while channel defects and interface states (*D*~it~) are typically too fast. *D*~it~, on the other hand, degrades *SS* and mobility. *D*~ot~ causes instabilities of *V*~th~, such as hysteresis and long-term drifts. Insulator defects far from the interface are slow and thus mostly lead to a permanent shift of the threshold voltage.

In the following we will discuss the requirements defined above for gate insulators in 2D electronics in more detail. We will also touch upon the impact of mechanical strain effects on the properties of thin insulators, which become important for flexible electronics applications.

Gate leakage current {#Sec3}
--------------------

Aggressive scaling of the gate insulator increases direct tunneling^[@CR56],[@CR57]^ and thus results in large leakage currents already at low voltages. In addition to direct tunneling through the insulator, Fowler-Nordheim tunneling through the bent barrier and trap-assisted tunneling (TAT), which dominates if the insulator contains a significant number of defects, become performance limiting factors.

Up to now, a variety of insulators have been already investigated for 2D FETs. The most widely used are thermally grown SiO~2~^[@CR13],[@CR20],[@CR58]^ as a substrate/back-gate, and conventional high-k oxides such as Al~2~O~3~^[@CR16]^ and HfO~2~^[@CR10],[@CR38]^ for top-gated structures. In addition, the 2D crystalline insulator hBN^[@CR11],[@CR45],[@CR58]^, as well as the crystalline CaF~2~^[@CR46]^ have been used. The electric parameters of these insulators at a physical thickness of 1 nm EOT are summarized in the band diagram in Fig. [3](#Fig3){ref-type="fig"}a. The common understanding is that the most promising materials for scaling would be those with wider bandgaps and larger dielectric constants, i.e. high-k oxides. Indeed, modeling results show that these insulators can lead to considerably smaller leakage currents if fabricated with sufficient quality and a minimum number of defects (Fig. [3](#Fig3){ref-type="fig"}b). In Fig. [3](#Fig3){ref-type="fig"}c we compare the experimental values for the gate leakage currents in test structures and complete devices from Si^[@CR59]--[@CR62]^ and 2D^[@CR39],[@CR46],[@CR63]--[@CR66]^ technologies. In agreement with theoretical predictions, the lowest gate leakage currents have been obtained for HfO~2~^[@CR65]^, which has the highest permittivity of 25, and for CaF~2~^[@CR46],[@CR62]^, which is a crystalline and thus mostly defect-free insulator with a bandgap of 12.1 eV. Also, we note that epitaxial oxides like La~2~O~3~ or Gd~2~O~3~ have been previously considered for applications in Si devices^[@CR61],[@CR67]^, and they may be a promising option for scaled 2D FETs as well. At present, leakage currents through amorphous oxides on 2D materials strongly depend on the material quality, perhaps more than on their nominal properties. When looking at Al~2~O~3~ data, we see that the gate leakage currents can be dramatically reduced if the insulator quality is improved by using a forming gas anneal (FGA)^[@CR66]^. Nevertheless, the best values are still far from those measured for the same insulator in Si technologies^[@CR60]^. The same issues may occur for native oxides of 2D materials, which are not well studied but can be expected to be similar to conventional high-k oxides in terms of structure and properties.Fig. 3**Gate leakage currents through different insulators**.**a** Band diagram showing the alignment of the band gaps of some previously used insulators in 2D FETs relative to Si and typical 2D channel materials. **b** The leakage currents through the metal-insulator-semiconductor structures with these insulators for an EOT of 1 nm calculated using the WKB approach^[@CR57]^ considering direct, FN tunneling and thermionic emission. The inset shows the important contributions to the tunneling current. For defective oxides, trap-assisted tunneling can lead to a significant contribution at low voltages, which is not accounted for in our best-case model. **c** Experimental gate leakage currents versus EOT measured at standard FET operating gate voltages 1--3 V. Literature data shown with open symbols for Si-based^[@CR59]--[@CR62]^ and filled symbols for 2D-based structures^[@CR39],[@CR40],[@CR46],[@CR63]--[@CR66]^.

The layered 2D insulator hBN shows extremely high leakage currents for sub-1 nm EOT^[@CR63]^, which is due to its rather narrow bandgap and low permittivity, and in agreement with modeling data. At this point it is worth noting that the nature of the leakage current across multilayer 2D dielectrics is not well understood because many new factors not present in traditional 3D dielectrics may play a significant role. Among them, the most important are: (i) plane-to-plane interactions and electron tunneling across van der Waals structures; (ii) synthesis process dependence (i.e. different density of native defects); (iii) confinement of the leakage current at local defects^[@CR68]^; and (iv) dependence of the leakage current on the adjacent metallic electrode^[@CR68]^. We finally note that the natural van der Waals gap between the insulator and the 2D material can also play an important role in reducing the tunneling current^[@CR69]^. However, this mechanism has not been understood in full detail, and therefore deserves further investigations.

Interface quality and device performance {#Sec4}
----------------------------------------

In contrast to Si technologies, where covalent atomic bonds have to be accommodated at the interface, in 2D devices the quality of the insulator surface determines the quality of the interface. As schematically shown in Fig. [1](#Fig1){ref-type="fig"}, amorphous oxides have poorly defined surfaces with dangling bonds, especially when they are grown in thin layers. Thus, the use of crystalline insulators and native oxides with clean surfaces, as well as the passivation of amorphous interfaces using crystalline seeding layers is now considered a promising alternative.

In the literature the interface quality is often evaluated using the density of interface states *D*~it~. This quantity is linked to the device subthreshold swing as$$\documentclass[12pt]{minimal}
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                \begin{document}$${C}_{{\rm{ins}}}={k}_{{{\rm{SiO}}}_{2}}/{\rm{EOT}}$$\end{document}$, should approach *SS* to a nearly ideal value of 60 mV/dec (at room temperature) for small *D*~it~. With increasing *D*~it~, fast charge trapping increases SS^[@CR70],[@CR71]^. *D*~it~ can be either due to defects at the insulator surface, such as oxide dangling bonds, or channel defects (Fig. [2](#Fig2){ref-type="fig"}) which are typically the dominant contribution in devices with non-optimized channels. In addition to *D*~it~, *SS* can also be affected by Schottky barriers between the channel and source/drain electrodes^[@CR72]^. However, strongly scaled insulators enhance the gate control over the channel potential, thereby reducing the impact of the Schottky barriers^[@CR46]^.

In Fig. [4](#Fig4){ref-type="fig"}a we compare typical transfer (*I*~D~--*V*~G~) characteristics measured for MoS~2~ FETs of different technologies^[@CR14],[@CR40],[@CR46]^. Scaling EOT from 25 nm to 0.9--1.3 nm dramatically improves SS for all devices. However, a near-ideal SS of about 60 mV/dec has been obtained only for devices with exfoliated MoS~2~ using 1.3 nm EOT PTCDA/HfO~2~ insulators^[@CR40]^, which is due to both the passivated interface of HfO~2~ by PTCDA and the low amount of channel defects in the exfoliated flakes. When using MoS~2~ channels grown by chemical vapour deposition (CVD) instead of exfoliated layers in otherwise identical devices, SS increases from 60 to 160 mV/dec^[@CR40]^. Furthermore, MoS~2~ FETs with CVD-grown channels and 0.9 nm EOT CaF~2~ films^[@CR46]^ also exhibited a SS of about 90 mV/dec. Thus, we argue that at the present level of 2D device technology, extracting *D*~it~ is not sufficient to assess the quality of the insulator surface in devices with CVD-grown channels, as *D*~it~ will be dominated by channel defects as well as adsorbates if the channel is not protected. In Fig. [4](#Fig4){ref-type="fig"}b we compare *D*~it~ values from literature (for more details see Box [1](#Sec5){ref-type="sec"}). Indeed, for all devices with CVD-grown channels^[@CR46],[@CR73],[@CR74]^ *D*~it~ is close to 10^13^ cm^−2^ eV^−1^ compared to the 2 × 10^12^ cm^−2^ eV^−1^ of the *u*npassivated Si(100)/SiO~2~ interface which is reduced to below 10^10^ cm^−2^ eV^−1^ after annealing. *D*~it~ is further barely dependent on the gate insulator, which means that the quality of CVD samples must be improved including the optimization or avoidance of the transfer of grown films from other substrates to produce defect-free channels. Alternatively, other growth techniques of 2D materials may be introduced, such as magnetron sputtering^[@CR75]^. However, most *D*~it~ values have been extracted from 2D FETs with exfoliated channels^[@CR38],[@CR40],[@CR41],[@CR43],[@CR54],[@CR76],[@CR77]^, which typically contain a lower amount of channel defects and thus currently allow drawing better conclusions on the contribution of the insulator to the interface quality.Fig. 4**Impact of the interface quality on the performance of 2D FETs**.**a** Gate transfer characteristics of CVD-grown MoS~2~ FETs with 25 nm SiO~2~^[@CR14]^, 0.9 nm EOT CaF~2~^[@CR46]^, 1.3 nm EOT PTCDA/HfO~2~^[@CR40]^ and exfoliated devices of the latter technology^[@CR40]^. **b** Comparison of *D*~it~ values measured for Si devices^[@CR78]^ and different 2D technologies^[@CR38],[@CR40],[@CR41],[@CR43],[@CR46],[@CR54],[@CR73]--[@CR77]^. **c** Comparison of SS values for different 2D devices^[@CR16],[@CR38],[@CR40],[@CR41],[@CR43],[@CR46],[@CR54],[@CR66]^ with EOT below 10 nm. For scaled insulators SS appears insensitive to further EOT scaling and mostly affected by the interface quality, which can be improved via the routes 1--4a. "Insulator/2D semiconductor" is for back-gated and "2D semiconductor/insulator" is for top-gated device configurations.

Still, most frequently extracted *D*~it~ values in exfoliated 2D FETs are still high and range from 5 × 10^11^ to 10^12^ cm^−2^ eV^−1^ for both conventional high-k oxides grown by ALD^[@CR38],[@CR40],[@CR76]^ and native oxides of 2D materials^[@CR41],[@CR43]^ obtained by oxidation. While the best *D*~it~ values achieved for 2D devices with SiO~2~ are two orders of magnitude lower^[@CR77]^ than that, one can expect that further improvements will be achieved for high-k oxides by optimizing the deposition processes. However, without proper passivation of interfaces^[@CR40]^ it still appears challenging to reach values below 10^10^ cm^−2^ eV^−1^, since oxide dangling bonds cannot be removed completely and the precise control of amorphous surfaces is difficult. As for native oxides of 2D materials, this research is at an early stage and thus further process optimization is required to achieve the desired improvement of *D*~it~. Consequently, the use of crystalline materials with well-defined and chemically inert van der Waals interfaces with 2D materials appears to be an ideal way forward. For instance, a *D*~it~ of 5 × 10^9^ cm^−2^ eV^−1^ achieved for hBN/MoS~2~ devices^[@CR54]^ is already comparable to Si technologies^[@CR78]^.

In Fig. [4](#Fig4){ref-type="fig"}c we compare SS from literature for different 2D FETs with scaled gate insulators^[@CR16],[@CR38],[@CR40],[@CR41],[@CR43],[@CR46],[@CR54],[@CR66]^. Although from Eq. ([1](#Equ1){ref-type=""}) one would expect the best SS for devices with smallest EOT, in reality the situation is more complex. For instance, the use of crystalline 2D insulators^[@CR54]^ or native 2D oxides^[@CR41]^ coupled with contact engineering to reduce the Schottky barriers leads to a near-ideal SS already for an EOT of \~8 nm, and even for thicker hBN layers in WSe~2~ FETs if transferred via contacts and clean van der Waals integration processes are used^[@CR79]^. Again, this currently appears to be possible only with exfoliated channels, while for devices with CVD-grown films SS can be far from its ideal values even for EOT close to 1 nm^[@CR40],[@CR46]^. We conclude that the use of high-quality channels and insulators with well-defined surfaces or native interfaces is the most important requirement to reduce *D*~it~ and achieve near-ideal SS for 2D FETs with sub-1 nm EOT gate insulators. The latter can also include partially crystallized amorphous oxides, since their surface quality has been shown to considerably improve after annealing at high temperatures^[@CR38]^.

In addition to their impact on SS, *D*~it~ also manifests as charged defects, which lead to scattering of carriers and in turn dramatically reduces their mobility. For instance, graphene on an SiO~2~ surface with its numerous dangling bonds has a mobility of between 1000  and  25,000 cm^2^/Vs^[@CR80]--[@CR82]^, which increases to 27,000--65,000 cm^2^/Vs^[@CR82]^ on hBN substrates. Subsequently, hBN has been also shown to improve the mobility in MoS~2~ FETs^[@CR11]^. Ionic crystals, such as CaF~2~ can also yield high-quality interfaces with 2D materials^[@CR47],[@CR83],[@CR84]^ which should result in improved mobilities.

 {#Sec5}

It is commonly known that *D*~it~ values depend on both insulator and channel quality, while currently being lower for devices with exfoliated channels and/or crystalline insulators. However, when comparing *D*~it~ values provided in different literature reports it is important to understand that these values depend strongly on the extraction technique. For instance, *D*~it~ extracted from C--V measurements is typically due to fast interface defects only when the measurements are taken at high frequencies (MHz), otherwise border traps can also contribute. On the other hand, 1/*f* noise will be dominantly due to border defects. Furthermore, the use of the SS equation and other physics-based models may lead to some uncertainty since the impact of Schottky barriers is neglected. In the table in Box [1](#Sec13){ref-type="sec"} we provide some details about devices and *D*~it~ extraction methods used in various literature reports^[@CR38],[@CR40],[@CR41],[@CR43],[@CR46],[@CR54],[@CR73]--[@CR78]^.![](41467_2020_16640_Figb_HTML.gif){#d30e1825}

Border traps and device stability {#Sec6}
---------------------------------

Contrary to interface states, border traps^[@CR49]^ are situated at a certain distance from the interface which allows charge exchange with the channel through tunneling processes. While interface states are typically very fast, border traps are much slower, with their capture (*τ*~c~) and emission (*τ*~e~) time constants depending on the distance from the interface and structural relaxation following charge trapping. The best studied insulators are SiO~2~ and HfO~2~, which contain intrinsic (mostly oxygen vacancies and trapping sites at strained bonds) as well as extrinsic (for instance caused by trapped hydrogen atoms) defects. As confirmed on both Si^[@CR85]^ and 2D^[@CR86],[@CR87]^ devices, the time constants of border traps in amorphous oxides are widely distributed (from below nanoseconds to many years), which is a fundamental property of amorphous materials. As for other insulators, the physical and chemical nature of the prevalent defects is much less understood. For instance, the possible intrinsic defects in hBN identified using theoretical methods^[@CR88],[@CR89]^ are nitrogen and boron vacancies and anti-sites. However, it appears that in crystalline insulators the surrounding of each particular defect is much more uniform and regular which should lead to a much narrower distribution of the time constants. Recently this was confirmed by comparing the hysteresis dynamics in MoS~2~ FETs with SiO~2~ and hBN, as in the latter case the hysteresis width starts to decrease when using slow sweeps^[@CR58]^.

Since border traps can capture and emit carriers, they can cause various instabilities in the device characteristics (Fig. [5](#Fig5){ref-type="fig"}). The most widely observed issues in 2D devices are the hysteresis of the gate transfer characteristics^[@CR11],[@CR12],[@CR45],[@CR54],[@CR58]^ and long-term drifts of the threshold voltage^[@CR90]--[@CR92]^, which are commonly known from Si technologies as BTI, given their strong bias and temperature dependence^[@CR85]^. Recent analysis of experimental results for MoS~2~^[@CR58],[@CR70],[@CR71],[@CR93],[@CR94]^ and black phosphorus^[@CR23],[@CR50]^ using non-radiative multiphonon (NMP) models^[@CR95]^ (see more details in Box [2](#Sec7){ref-type="sec"}) suggests that hysteresis and BTI have the same microscopic origin and result from changes in the charge state of border traps (Fig. [5](#Fig5){ref-type="fig"}a). For instance, BTI degradation appears as a shift of the *I*~D~--*V*~G~ characteristics after application of some gate bias stress *V*~G~ for a certain stress time *t*~s~, which tends to recover when the stress is removed. Depending on the polarity of the applied *V*~G~ during stress, the phenomenon is then referred to as either positive (PBTI) or negative (NBTI) and may result in different shifts of the *I*~D~--*V*~G~ characteristics. Similarly, the hysteresis is a superposition of cumulative NBTI and PBTI shifts of *V*~th~ caused by charge trapping during *I*~D~--*V*~G~ sweeps. As a result, there is a difference in *V*~th~ when measuring forward and reverse sweeps. Since border defects have widely distributed capture and emission times, the faster ones contribute to the hysteresis and the slower ones also to BTI. In particular, the strong gate bias dependence of the time constants^[@CR71]^, which is typical for border traps, results in a sizeable hysteresis. Other issues caused by border traps include flicker (1/*f*) noise^[@CR17],[@CR52]^, which appears as random fluctuations of *I*~D~ (or, equivalently, *V*~th~) and for nanoscale devices decomposes into discrete steps known as random telegraph noise (RTN)^[@CR94],[@CR96]^, as well as hot-carrier degradation (HCD) during device operation at non-zero drain bias, which is also known from Si technologies^[@CR97]^ and has been already observed for 2D devices^[@CR98]^.Fig. 5**Basic concept of charge trapping by insulator defects in 2D FETs**.**a** Schematics of hysteresis and BTI in large-area 2D n-FETs, assuming one acceptor-type defect band in the insulator. The applied *V*~G~ changes the number of charged defects by moving trap levels across the Fermi level, which changes not only the occupancy of the defects but also their time constants *τ*~c~ and *τ*~e~. A negative *V*~G~ brings more defects above the Fermi level and makes them neutral. This leads either to NBTI degradation after long stress or more negative *V*~th~ in the beginning of the forward *I*~D~--*V*~G~ sweep. A positive *V*~G~ brings more defects below *E*~F~ and makes them negatively charged, thus causing PBTI degradation or more positive *V*~th~ in the end of the forward sweep and during the reverse *I*~D~-*V*~G~ sweep. Thus BTI and hysteresis are both the result of an ensemble of defects with distributed *τ*~c~(*V*~G~) and *τ*~e~(*V*~G~). **b** Schematics of RTN in nanoscale 2D FETs, assuming one discrete defect in the channel. RTN is observed within a relatively narrow *V*~G~ range when *E*~F~ is close to the defect level. At more negative *V*~G~ the defect is slightly above *E*~F~ and thus mostly neutral. At more positive *V*~G~ it is slightly below *E*~F~ and thus mostly charged. Analysis of RTN traces measured at different *V*~G~ and *T* allows to extract the *τ*~c~(*V*~G~, *T*) and *τ*~e~(*V*~G~, *T*) dependences, which contain information about energy level, depth in the insulator, and relaxation energy of the defect.

In Si technologies these instabilities are commonly referred to as reliability issues, since they have a pronounced impact on the device performance only after many hours or weeks of operation. However, in 2D devices the typical densities of border traps can be orders of magnitude larger. As a result, the impact of defects on the device performance is already noticable at time zero. In other words, like in SiC, GaN, and other III--V devices, charge trapping related issues become a stability problem. Also, it has to be kept in mind that it is not the actual number of defects present in an insulator which determines device stability, but rather the number of active defects, that is, those defects which can change their charge state during device operation.

The most important aspect which determines the intensity of charge trapping by border traps, and consequently the effective density of active defects *D*~ot~ and the magnitude of the hysteresis and BTI, is their energetic alignment. In amorphous oxides, the defects are energetically aligned within certain defect bands which also have a sizeable width^[@CR99],[@CR100]^. These defect bands are broadened if the surroundings of each defect varies, which is typical for amorphous materials. In the simplest case, defects can be either donor- (neutral or positive) or acceptor-like (neutral or negative). For donor-like states, if their thermodynamic trap level *E*~T~ is above the Fermi level *E*~F~, they are unoccupied and thus positively charged, and neutral otherwise. For acceptor-like states, on the other hand, defects are neutral for *E*~T~ \> *E*~F~ and negatively charged otherwise. In contrast to amorphous oxides, defects in crystalline insulators are expected to form much narrower defect bands (or even discrete defect levels) as has already been shown for hBN^[@CR101]^. Note that the density of active defects is always smaller if the defect bands are energetically far from the conduction (for n-FETs) and valence (for p-FETs) bands of the channel, which can be considered a design option for 2D FETs, as discussed below.

The density of insulator defects within a certain defect band may depend on the material type, deposition technique, stoichiometry, and annealing conditions. However, neither in 3D nor in 2D devices with amorphous oxides can the density of border traps be minimized towards undetectable levels, and thus these defects will be present even in perfectly optimized devices. We expect this to also hold for devices with native oxides of 2D materials, which ideally should have lower *D*~it~ compared to standard oxides while still having a comparable density of border traps within their characteristic defect bands. In contrast, in 2D FETs with crystalline insulators the defect densities inside narrow defect bands are expected to be significantly reduced.

Independently of the insulator used, the total number of defects is proportional to the channel area. Thus, as the device dimensions are scaled down to sub-100 nm and higher quality insulators are used, only a few defects per channel will remain even for amorphous oxides. However, the impact of each particular defect is inversely proportional to the channel area and becomes stronger for scaled devices^[@CR102]^. As a result, in nanoscale 2D FETs capture and emission of a single carrier can strongly perturb the electrostatics inside the channel and thus cause RTN fluctuations in *I*~D~ and *V*~th~. A few recent studies for MoS~2~ FETs^[@CR94],[@CR96]^ have already established that in general the dynamics of RTN in 2D FETs are very similar to Si technologies^[@CR103],[@CR104]^. For instance, it was demonstrated that charge trapping events causing RTN are the same as those responsible for the hysteresis and BTI^[@CR94]^, with the unique characteristic of border traps being the exponential *V*~G~ dependence of the time constants (Fig. [5](#Fig5){ref-type="fig"}b).

 {#Sec7}

The key feature of NMP models^[@CR95],[@CR158],[@CR159]^ is accounting for the structural relaxation of the insulator defects following a charge capture or emission event. The structural relaxation is typically described assuming parabolic adiabatic potentials along a dominant reaction coordinate. It is very important to emphasize that due to structural relaxation upon charge exchange with the substrate (or gate), all time constants *τ*~c~ and *τ*~e~ are thermally activated and become shorter at higher temperatures. Also, all time constants are considerably larger than one would expect from tunneling theory alone, and even in thin insulators charges can be trapped for years at room temperature.

The figure below schematically illustrates charge trapping in the NMP model. The band and trap states are typically modeled as parabolic energy surfaces. Even if the trap energy is lower than the band energy, to first order the charge carrier has to overcome a barrier given by the intersection of the parabolas to change their state (in the classical limit^[@CR160]^). By changing the electric field, the energy levels can be shifted with respect to each other. This leads to a change of barriers as seen by the defects, and thus the time it takes to change states depending on the temperature. Using the NMP model, charge exchange and temperature dependence can be modeled more accurately. The insets show the atomistic structure of a Hydrogen E' center, which is one of the most likely defect candidate in SiO~2~, in the states 1 (neutral) and 2 (positive).![](41467_2020_16640_Figa_HTML.gif){#d30e2347}

Dielectric strength and breakdown mechanisms {#Sec8}
--------------------------------------------

The dielectric strength is characterized by two main parameters. The first one is the breakdown field *E*~BD~, which is the electric field at which a complete failure of the insulator takes place. This typically depends on the material type, quality and stoichiometry^[@CR105]^, and ideally should exceed 10 MV/cm for EOT below 1 nm. *E*~BD~ can be obtained by applying current-voltage sweeps and extracting the voltage at which the leakage currents experience a large and irreversible increase of several orders of magnitude. The second parameter is the time to reach the time-dependent dielectric breakdown (TDDB)^[@CR106]^ when the dielectric is exposed to a constant voltage stress.

Breakdown consists of the progressive microscopic degradation of a dielectric material when it is exposed to electrical stress. This stress results in: (i) breaking bonds in the dielectric (where oxygen vacancies commonly appear in metal oxides), and (ii) migration of ions from the adjacent electrodes into the dielectric. When the density of defects reaches a threshold, a conductive percolation path through the dielectric can be formed. In 3D oxides dielectric breakdown is more progressive for thinner dielectrics, while in 2D layered dielectrics it has been suggested to take place layer-by-layer^[@CR107],[@CR108]^. However, this layer-by-layer breakdown has been only observed by conductive atomic force microscopy (CAFM), where the electric field is confined by a nanoscale tip, and should be confirmed for macroscopic devices.

It is worth noting that dielectric breakdown always takes place at the electrically weakest location of the dielectric. Preexisting defects can favor a wide range of unwanted charge transport phenomena, such as charge trapping and de-trapping (resulting in RTN), and after some time can trigger the formation of new defects in surrounding areas. At the device level this results in an increase of the leakage current called stress induced leakage current (SILC), which finally triggers dielectric breakdown. Therefore, the presence of local lattice distortions in 2D insulators is a very important source of non-idealities which can accelerate dielectric breakdown^[@CR109]^. At the same time, the number of local defects in both 2D and 3D insulators depends strongly on the synthesis process used. In general, dielectric breakdown should be investigated with a statistically relevant experimental design.

Impact of mechanical strain {#Sec9}
---------------------------

One very promising direction for the application of 2D devices is flexible electronics^[@CR110]^. Thus, the impact of mechanical strain on the device performance can be a limiting factor specific to these applications. Previous studies on MoS~2~ FETs with hBN suggest that the performance of these devices is not affected by mechanical strain up to 1.5%^[@CR11]^. In contrast, devices with Al~2~O~3~ insulators exhibit a sizable threshold voltage shift for a strain of only \~0.07%, which can also be exploited for applications as piezoresistive strain sensors^[@CR111]^. This is in line with experimental reports on the relatively high piezoresistive gauge factor of TMDs like MoS~2~^[@CR112]^ or PtSe~2~^[@CR113]^. It appears that a strong impact of strain on the performance of the devices with amorphous oxides is related to the strain changing the bandgap of MoS~2~^[@CR111]^, which affects the relative alignment of the defect bands to the conduction/valence band edges, and may also shift the Fermi level. This in turn changes the charge state of border traps near the interface and the density of active defects. Thus, crystalline insulators which contain a lower amount of defects appear to be more suitable candidates also for flexible electronics applications.

Future development of 2D electronics {#Sec10}
====================================

Taking into account the current state-of-the-art discussed above, in the following we propose research strategies for the development of 2D devices with the three most important types of gate insulators, which are amorphous 3D oxides, native oxides of 2D semiconductors and crystalline insulators.

Devices with conventional 3D oxides {#Sec11}
-----------------------------------

The main limitations for integration of 3D oxides into electronic devices based on 2D materials result from their poor interface quality as well as their wide defect bands and their respective energetic alignment with the conduction/valence bands of the channel. It is important to realize that only a joint solution for both issues can be considered a promising way forward. For instance, recent attempts to passivate oxide interfaces by using thin molecular crystals^[@CR39],[@CR40]^ improve only the interface quality, while deposition of these materials in homogeneous layers may present a technological challenge. However, it appears to us that a complete passivation of the defect bands would require thicker seeding layers which are incompatible with the sub-1 nm EOT requirement. Thus, we argue that in addition to further process optimization and van der Waals integration of the interfaces, an important goal of future research on 3D oxides for 2D devices should be the selection of the most favourably matched 2D channel/3D oxide combinations. Namely, for p-FETs it is important to select an insulator with defect bands energetically far from the valence band of the channel, while for n-FETs they must be separated from the conduction band. As a result, the density of active border traps being able to contribute to charge trapping will be reduced, thus leading to more stable device operation. The energetic alignment of defect bands can be extracted either by fitting TCAD models to measured stability characteristics of 2D devices^[@CR23],[@CR71]^ or by using experimental methods such as the incremental hysteresis sweep method^[@CR50],[@CR93]^ or trap spectroscopy methods previously developed for Si devices^[@CR99]^.

For the most relevant oxides (SiO~2~, HfO~2~, Al~2~O~3~), defect bands have already been extracted for Si devices^[@CR99],[@CR114]^ as well as for 2D FETs^[@CR23],[@CR71],[@CR93]^ and reconfirmed for different technologies. In Fig. [6](#Fig6){ref-type="fig"} we show the energetic alignments of known defect bands in oxides relative to the band edges of graphene, BP and the most commonly used TMD channel materials. While the defects responsible for these bands can be considered a fundamental property of the insulator, the parameters of the defect bands vary weakly with the processing conditions^[@CR114]^. Even though some materials may contain additional but currently unknown defect bands, some competitive combinations of insulators and 2D channels (e.g. Al~2~O~3~ on BP for p-FETs and perhaps HfO~2~ on MoS~2~ for n-FETs) can be preselected based on Fig. [6](#Fig6){ref-type="fig"}. Furthermore, another degree of freedom is the adjustable number of layers in a 2D channel, which affects the bandgap and thus may allow tuning the relative alignment of the channel band edges and defect bands in the insulator.Fig. 6**Band diagram of different insulators matched with 2D semiconductors**.Left: energetic alignments of already known defect bands (gray areas) in several 3D oxides^[@CR23],[@CR93],[@CR99],[@CR114]^ relative to the conduction and valence band edges of some frequently used 2D channel materials^[@CR157]^ (center). Right: matching of potentially interesting native oxides, ionic crystals and 2D insulators with the same 2D channels. Note that HfO~2~ can be both a 3D oxide and the native oxide of HfS~2~ and HfSe~2~ and might have similar defect bands in both cases. The dielectric constants are given next to the valence band of the insulators while the numerical values are summarized in tabular form in Box [3](#Sec13){ref-type="sec"}. The zero energy would correspond with the Si midband.

Integrating 3D oxides with 2D materials by van der Waals forces can be achieved by passivating the 2D surfaces with molecular crystals. While this approach appears promising, it requires further investigations as this step may introduce additional limitations, such as poor dielectric strength of the seeding layer, insufficient barrier heights, low adhesion, and eventually a significant increase in EOT.

An alternative design route would be the creation of clean and stable oxide surfaces first, although in our opinion this is challenging for all previously discussed 3D oxides, in part due to their chemical reactivity. In theory, this problem can be solved by using an inverse design approach^[@CR115]^, where the desired functionality (e.g. smooth interface) is declared first, and ab initio modeling is then performed to predict which stable and synthesizable materials would exhibit the required properties. These predictions can be based on genetic algorithms^[@CR116]^ that identify materials with target properties while allowing deviations. In addition to predicting 3D oxides with smooth interfaces, we suggest that the same approach can be used to identify which new compounds will have the most suitable dielectric properties and targeted energetic alignments of defect bands. Finding ideal insulators therefore requires at least three coupled criteria, i.e. dielectric properties, interface quality and defect bands, and result in the required chemical formula. Once a new material is synthesized, extensive experimental characterization will still be required with respect to all important parameters. However, we expect the probability of finding 3D oxide compounds which would simultaneously satisfy all necessary requirements and could be easily synthesizable to be rather small. Instead, we propose a combination of theory and experiments to investigate alternative insulators for 2D electronics in the near future.

Devices with native oxides of 2D materials {#Sec12}
------------------------------------------

The use of native oxides of 2D semiconductors^[@CR41]--[@CR44]^ is a promising way to overcome the limitations of 3D oxides as they may lead to improved interface quality. Among the materials which have already been investigated as gate insulators in 2D devices, we mention Ta~2~O~5~, which can be thermally oxidized from TaS~2~^[@CR41]^, and HfO~2~, which can be obtained by ambient exposure of HfSe~2~^[@CR42]^ or by plasma oxidation of HfS~2~^[@CR43]^. This field is relatively unexplored, and in many cases the oxidation of 2D semiconductors leads to the formation of non-stoichiometric metal oxides, such as HfO~*x*~ for HfS~2~^[@CR44]^.

Nevertheless, we think that the integration of non-stoichiometric oxides into 2D devices could be of interest, as it allows tuning the charge carrier concentration in the channel through charge transfer doping, where the doping concentration can be varied by changing the oxygen content *x*^[@CR105],[@CR117]^. Thus, it might be possible to vary the oxygen content of the native oxide using inverse design algorithms^[@CR115]^ to possibly predict the compounds with desired functionality. One technological option is plasma oxidation of multi-layer WSe~2~ which leads to the formation of the native oxide WO~*x*~ and efficient p-doping of WSe~2~ FETs^[@CR118]^. It has further been shown that WO~*x*~ and MoO~*x*~, a native oxide of MoS~2~, can be obtained by various oxidation methods without damaging the underlying 2D material^[@CR119],[@CR120]^. However, the use of these native oxides as gate insulators in 2D devices has not been demonstrated so far. On the other hand, AlO~*x*~ encapsulation layers^[@CR121]^ and HfO~*x*~ gate insulators^[@CR117]^ have been used to dope MoS~2~ FETs, even though these oxides are not native for MoS~2~. The stoichiometric native oxides WO~3~ and MoO~3~ have been known for a long time^[@CR122],[@CR123]^ and also appear promising for WSe~2~ and MoS~2~ FETs. While each 2D material normally has only one native oxide, some 2D semiconductors (e.g. MoS~2~) can be also matched with native oxides of other materials (e.g. Ta~2~O~5~)^[@CR41]^. However, recent studies suggest that some of these materials, as well as Ta~2~O~5~, have rather narrow bandgaps^[@CR124]^, and exhibit unfavourable band offsets with such widely used 2D semiconductors as MoS~2~ (Fig. [6](#Fig6){ref-type="fig"}).

In addition, these native 2D oxides are still amorphous and will therefore contain distinct defect bands. Furthermore, the non-stoichiometric ones are expected to exhibit very high defect densities and limited dielectric strength^[@CR105]^. Thus, as well as for 3D oxides, we suggest that decreasing the number of active defects will present a challenge, and the locations of the defect bands are currently unknown for most of these materials.

Overall, the true potential of native oxides for 2D devices remains to be explored and the research in this field is now in an early stage. While theoretical predictions may provide some guidelines, we suggest that many technological issues remain with respect to fully scalable integration and controllable quality, as there is currently no clear recipe on how to achieve the ultimate goal of minimized or even completely eliminated defect bands. Furthermore, all native oxides except HfO~2~ do not seem to be competitive with respect to their dielectric properties, which could make them applicable only as passivation layers^[@CR124]^. Thus, in the following section we discuss insulators which could retain their crystalline structure even when fabricated as ultra-thin layers.

 {#Sec13}

In the table in Box [3](#Sec13){ref-type="sec"} we summarize the band gaps, band offsets and the parameters of defect bands for SiO~2~, HfO~2~ and Al~2~O~3~. In SiO~2~ and HfO~2~ two defect bands are typically used, while for Al~2~O~3~ only one defect band is known. It is important that the values for SiO~2~ have been verified for both 2D FETs^[@CR23],[@CR93]^ and Si technologies^[@CR99],[@CR114]^. For other materials no information about defect bands is available. However, it is thought that in crystalline insulators the width of the defect band would be much smaller.

The table below summarizes dielectric parameters of several oxide insulators and exact alignments of known defect bands^[@CR93],[@CR114]^. The widths of the defect bands depend more on the material quality than their energetic alignments. They are typically larger in 2D technologies with lower quality oxides.![](41467_2020_16640_Figc_HTML.gif){#d30e2824}

Devices with crystalline insulators {#Sec14}
-----------------------------------

Crystalline materials theoretically provide the largest potential for obtaining defect-free insulators and overcoming problems associated with both interface quality and defect bands. The most promising results for 2D FETs have recently been obtained for crystalline layered 2D insulators, in particular hBN^[@CR108],[@CR125]^ and mica^[@CR126]^, as well as the ionic crystal CaF~2~^[@CR46],[@CR62],[@CR127],[@CR128]^. These materials and some other known fluorides are summarized in Fig. [6](#Fig6){ref-type="fig"}.

The most widely studied crystalline insulator for 2D materials is hBN^[@CR11],[@CR45],[@CR54],[@CR58]^. Devices using hBN typically exhibit a sizable improvement in terms of *SS*^[@CR54]^ and mobility^[@CR11]^ and also show considerably reduced charge trapping compared to 3D oxides^[@CR45],[@CR58]^. This can be explained by the well-defined surface of hBN and the low density of border traps in this crystalline material. Unfortunately, hBN has mediocre dielectric properties, such as a rather narrow bandgap of about 6 eV^[@CR129]^, a small dielectric constant of 5.06^[@CR130]^, and unfavourable band offsets to most 2D materials (see Fig.6). As scaled FET technologies require an EOT below 1 nm (corresponding to a physical hBN thickness of below 1.3 nm), hBN is expected to result in excessive thermionic and direct tunneling leakage currents potentially orders of magnitude larger than those expected for high-k oxides. However, the exact nature of leakage currents across monolayer and multilayer hBN as well as the impact of the van der Waals gap is still not fully understood. As an example, it has been recently reported^[@CR68]^ that Ti/hBN(5--6 nm)/Au structures exhibit leakage currents surprisingly lower than much thicker Pt/SiO~*x*~N~*y*~:Ag(50 nm)/Pt^[@CR131]^ structures.

Knowledge regarding the dielectric strength of hBN as well as its breakdown mechanisms is also very scarce. Previous studies have been conducted mostly at the material-level^[@CR107],[@CR108]^ and metal-insulator-metal device configurations (e.g. memristors^[@CR132]^). It has been shown that thick (\>10 nm) multilayer hBN stacks obtained by mechanical exfoliation experience a layer-by-layer breakdown^[@CR107],[@CR108]^ when exposed to high electric fields. However, at the device level native defects in hBN, such as nitrogen and boron vacancies and antisites predicted by DFT modeling^[@CR88],[@CR89]^, are expected to mask this phenomenon, leading to a more progressive breakdown process^[@CR109]^.

More experiments are required to clarify the dielectric properties and the breakdown behavior of hBN stacks in FETs to fully understand the potential of hBN for ultra-scaled digital 2D devices. Nevertheless, it can already be concluded that hBN is indeed a promising insulator for analog 2D devices that do not require aggressive thickness scaling and operate at low electric fields, such as photodetectors^[@CR35]^ and sensors^[@CR36]^ employing graphene channels.

Mica is another interesting layered 2D insulator that has been investigated as a back-gate insulator in GFETs^[@CR126]^ and top-gate insulator in MoS~2~ FETs^[@CR133]^. In addition to having a well-defined surface, this 2D insulator has a reasonably high permittivity (8.1) and a wide bandgap (10.5 eV), which would address some of the limitations of hBN. However, the studies performed on exfoliated flakes do not yet allow to assess the real potential of mica. It is worth noting that mica may be used as a growth substrate for other 2D materials, and thus lend itself to future integration schemes^[@CR134]^. Other potentially interesting 2D insulators include crystalline Ti~0.9~O~2~^[@CR135]^, 2D silicon dioxide^[@CR136]^ and other atomically thin oxides^[@CR137]^, although all these materials are still far from being integrable with conventional silicon technology.

3D ionic crystals possess well-defined surfaces and are hence discussed here. In our opinion, the most promising candidates for applications as gate insulators are epitaxial fluorides which form a wide class of different insulators and other emerging materials^[@CR138]^. Many fluoride insulators have competitive dielectric properties, chemically inert surfaces, low density of insulator defects and high electric stability, which makes them highly suitable for 2D electronics. Recently it has been shown that competitive MoS~2~ FETs can be created using epitaxial CaF~2~ insulators of only 2 nm thickness^[@CR46]^. Such thicknesses are currently barely achievable with 3D oxides owing to their poor amorphous quality. Remarkably, CaF~2~ is also competitive with high-k oxides in terms of its dielectric properties (e.g. wide bandgap of 12.1 eV and reasonably high dielectric constant of 8.43). In addition, it has been known for some time that CaF~2~ can form a well-defined van der Waals interface with 2D channels^[@CR47]^. This feature allows heteroepitaxy of 2D materials on CaF~2~(111)^[@CR83],[@CR84]^, thus opening additional opportunities for the creation of scalable 2D devices. Owing to the high crystalline quality of CaF~2~ insulators, MoS~2~ FETs on CaF~2~/Si(111) substrates were found to be extremely stable with respect to charge trapping^[@CR46]^. At the same time, the analysis of breakdown in CaF~2~ using CAFM suggests that this material is highly homogeneous and has a very high dielectric strength.

These promising early results lead us to conclude that close attention should be paid also to other fluoride insulators such as LaF~3~, MgF~2~, BaF~2~, SrF~2~, and many others. Similarly to CaF~2~, many of these materials have very wide bandgaps (e.g. 11.4 eV for SrF~2~ and 13 eV for MgF~2~) but at the same time mediocre dielectric constants (e.g. 6.4 for SrF~2~ and 5.4 for MgF~2~). Nonetheless, for CaF~2~ theoretically predicted (Fig.[3](#Fig3){ref-type="fig"}b) and measured (Fig.[3](#Fig3){ref-type="fig"}c) leakage currents are still comparable to high-k oxides like HfO~2~, since the band offsets to Si and 2D semiconductors are high. However, for other fluorides possible limitations which may arise from their relatively low dielectric constants still have to be understood by performing electrical characterization of thin layers. Apart from 2D FETs, ionic crystals can be also of interest for analog 2D devices and other applications. For instance, the performance of 2D-based photodetectors^[@CR35]^ strongly depends on the insulator properties and can be adjusted by choosing appropriate insulators. Also, the exciton properties (e.g. radiative lifetime) in excitonic devices^[@CR139]^ strongly depend on the thickness and type of the insulator matched with the 2D material. However, at the present early stage of research it is not possible to make a final conclusion on the future potential of ionic fluoride crystals as their fundamental properties (e.g. chemical structure and breakdown mechanisms) are not well understood and thus require further in-depth studies. Furthermore, the compatibility of positive ions such as Ca^2+^ or Mg^2+^ with CMOS and possibly future beyond-CMOS technologies will have to be assessed by the community.

In addition to their use as insulators, the wide class of epitaxial fluorides^[@CR138]^ also contains numerous materials with other fascinating properties. These are, for instance, antiferromagnetic NiF~2~^[@CR140]^ and MnF~2~^[@CR141]^, diamagnetic ZrF~2~^[@CR141]^ and ferroelectric BaMgF~4~^[@CR142]^. One of the most promising research directions is the use of ferroelectric BaMgF~4~^[@CR142]^ in steep slope devices such as negative capacitance (NC) FETs, which could be game-changers for future low-power electronics. Previously reported NC FETs with MoS~2~ employed hafnium zirconium oxide (HZO)^[@CR32],[@CR33]^, polymers^[@CR143]^ and layered CuInP~2~S~6~ (CIPS)^[@CR144]^ ferroelectrics. The best *SS* reported for devices with HZO approach 6 mV/dec at room temperature^[@CR32]^. Although HZO appears more technologically relevant because of its CMOS compatibility and large area fabrication possibilities, we expect that some of these devices (e.g. HZO/Al~2~O~3~/MoS~2~ NC-FETs) will likely face the same problems with poor quality interfaces and border traps as standard 2D FETs. Thus, it is tempting to project that the use of BaMgF~4~, which has already been applied in ferroelectric Si-based devices^[@CR145]^, will allow overcoming already achieved *SS* values while also leading to improved device stability. As a final comment, it is worth pointing out that the potential of NC-FET technologies is currently under debate by the community, since some studies suggest that the NC effect would not benefit devices that already have strong electrostatics, such as 2D FETs^[@CR146]^.

Overall, it appears to us that crystalline insulators are currently the most promising materials for applications in various devices based on 2D materials, since their possible physical limitations appear easier to address than in amorphous oxides. Even at the present stage of research, the technological limitations of the currently used insulators are apparent. For instance, most devices with hBN and other layered 2D insulators employ tens of nanometers thick layers deposited by mechanical exfoliation. At the same time, attempts at scalable growth of hBN using CVD^[@CR147]^ and MBE^[@CR148]^ have not resulted in superior device performance than conventional 3D oxides^[@CR149]^. Thus, fully scalable methods to grow layered 2D insulators have to be further developed. In the case of hBN, this currently involves temperatures above 800 °C^[@CR150]^, which is far above the maximum allowed by the thermal budget of CMOS technologies (about 450 °C) for back end of line integration^[@CR151]^. In contrast, for CaF~2~ and some other related insulators fully scalable MBE growth techniques partially exist, while the optimal growth temperatures for a few nanometer thick layers on Si appear more reasonable. For instance, MBE growth of CaF~2~ films at 250 °C results in high crystalline quality and pinhole-free layers^[@CR46],[@CR152]^. Also, MBE growth of 2D semiconductors (e.g. MoSe~2~ and MoTe~2~) on CaF~2~(111) is possible at temperatures below 400 °C^[@CR83],[@CR84]^. Furthermore, it is possible that heteroepitaxy of CaF~2~ and other related insulators (e.g. SrF~2~, MgF~2~, BaF~2~) on top of 2D semiconductors will be also possible at moderate growth temperatures. While for now a considerable limitation of ionic crystals is that they have been used only as a back-gate insulators^[@CR46]^, we think that the latter requires more attention as this would allow obtaining Si/fluoride/2D/fluoride heterostructures as required for top-gated 2D FETs which is essential for integrated circuits.

Conclusions and outlook {#Sec15}
=======================

Since 2004, when the field effect in graphene was reported for the first time^[@CR153]^, many devices with different 2D materials have been demonstrated. The most prevalent among them are FETs with semiconducting 2D channels, which could be important building blocks for future post-silicon electronics. Owing to the thin body of 2D materials, their use as channels in FETs would allow suppressing the well-known short-channel effect of Si transistors, thus opening a route towards sub-5 nm device dimensions and prolonging Moore's law^[@CR154]^. Despite these high expectations and the progress made thus far, over a decade of intensive research has not led to a commercial 2D device technology^[@CR155],[@CR156]^. One important reason discussed here is the lack of insulators suitable for integration into fully scalable 2D process flows, which would enable a competitive device performance and stability.

Most 2D FET prototypes reported in literature have been made using tens of nanometers thick oxide insulators, with no clear strategy on how to scale them down to sub-1 nm EOT as required for commercially competitive FETs. Thus, we firmly believe that the primary challenge is to identify fully scalable insulators for 2D FETs and to collect in-depth information about their properties. When considering a certain insulator as a potential candidate for integration into 2D technologies, its dielectric properties have to be identified first, as they are important for low gate leakage currents in scaled devices. Then, information about the quality of the interface between the insulator and 2D materials has to be gathered. This is required because a large amount of interface states, such as oxide dangling bonds, will result in poor device performance. Finally, attention has to be paid to the location and density of its defect bands, as well as their energetic alignment to various channel materials and possible mechanisms for the creation of new insulator defects under electric stress. This information is essential for further improving the stability and dielectric strength of 2D FETs. This is an important aspect, because although considerable progress has been made in optimizing 2D device performance, the stability of 2D FETs and analog devices is far from being competitive with Si technologies and remains poorly understood.

2D devices and their technology face enormous challenges towards commercial uptake, and we have identified the search for a perfectly matching insulator/semiconductor combination as particularly urgent. This is because from the myriad of possible material combinations the right choice has to be made at as early a stage as possible by considering their scaling potential. Based on this observation, several new research problems can be formulated. First of all, research on high-k oxides as potentially interesting insulators for 2D devices should be continued, even though at present the problem of how to fabricate a clean interface to 2D materials presents an enormous challenge. Here, efforts related to improving the interface quality of 3D oxides by rapid thermal annealing^[@CR38]^ and further development of native oxides^[@CR41]--[@CR44]^ of 2D semiconductors should be continued. Also, the correlation between growth conditions and their fundamental defect bands must be further explored. Next, we feel that two alternative directions for 2D FET technologies appear promising: The first alternative is the use of layered 2D insulators which produce near-perfect interfaces with 2D channels. One of these materials is hBN, but more investigations are required to clarify several unique properties of this dielectric, such as plane-to-plane interactions and electron tunneling across van der Waals structures. We further hope that this review triggers a more intensive search for other 2D insulators, such as mica and 2D oxide nanosheets. The second alternative is the use of ionic crystals such as fluorides, which create near-perfect van der Waals interfaces with 2D channels and simultaneously have good dielectric properties. Up to now, only CaF~2~ has been used as an insulator for 2D FETs^[@CR46]^. However, the recent demonstration of epitaxial growth of 2D materials on CaF~2~^[@CR83],[@CR84]^ has opened a potential route to very large scale integration and perhaps to the development of 2D FETs based on fluoride/2D/fluoride heterostructures. Furthermore, there are many fluorides beyond CaF~2~ with fascinating properties as insulators or as magnetic and ferroelectric materials, which should in future allow to create more competitive 2D devices beyond FETs.

To conclude, the identification of the best insulators for 2D electronics presents an important roadblock of modern nanoscience and the apparent lack of information related to this problem should no longer be ignored. We are confident that further development of this research topic will sooner or later enable 2D electronics for commercial applications.
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